Abstract-This paper presents a general multi-scale control scheme which can be used to control processes with significant time-delays. The salient feature of the multi-scale control scheme is to decompose a given plant into a sum of basic factors or modes. An individual sub-controller is specifically designed to control each of the plant modes and subsequently, an overall multi-scale controller is synthesized via combining all of the subcontrollers in a manner to enhance cooperation among these different plant modes. Numerical examples show that the multiscale control scheme can provide improved performance and robustness over the conventional single-loop PID and Smith predictor schemes.
INTRODUCTION
One of the most common factors limiting the closed-loop performance in many real systems is time-delay, which imposes an upper limit on control performance [1] . To maintain stability, it is often required to detune the conventional single-loop PID control. Since the traditional PID controllers are normally ineffective in controlling time-delay systems, the most prevalent approach to controlling this type of systems is usually based on the Smith predictor [2] . The Smith predictor structure is as shown in Figure 1 . G the output disturbance transfer function; K the controller.
As the Smith predictor design requires model of a given plant, the stability of the scheme is often susceptible to modeling error [3] . The necessary and sufficient conditions for the practical stability and robust stability for Smith predictor scheme is given in [4] . A number of variants of the Smith predictor have been developed over the years, e.g. [5] - [7] .
In this paper, we present a new approach to control timedelay systems called the multi-scale control (MSC) scheme. The basic idea of the proposed MSC scheme is to decompose a given plant into a sum of basic factors or modes with distinct speed of responses. An individual sub-controller is then specifically designed to control each of the plant modes. Subsequently, an overall multi-scale controller is synthesized by combining all of the sub-controllers in a manner to enhance good cooperation among the different plant modes -this is the essential feature to improve control performance and robustness. Note that, in a conventional single-loop (PID) control scheme, it can be interpreted that a single controller is often designed based on the slow dominant modes, i.e. the fast modes are often ignored. Thus, this single controller might not lead to good cooperation among the different plant modes, which subsequently causes poor control performance and even robustness.
The rest of the paper is structured as follows. In Section II, the concept of multi-scale control scheme is presented alongside with a general design procedure. In Section III, numerical examples are presented. Section IV highlights some conclusions of the work.
II. MULTI-SCALE CONTROL SCHEME

A. Multi-scale Plant Decomposition
Assume that a plant P to be controlled is given by a rational transfer function. By applying partial fraction expansion, the plant can be decomposed into a sum of factors as follows:
For a system with time delay, the delay part can often be approximated using the first order (1/1) Padé formula [8] :
Hence, the overall plant model can be written as follows: Figure 2 shows the block diagram of 3-layer multi-scale feedback control scheme for a given plant P that can be decomposed into 3 factors ( The outermost sub-controller ( 0 K ) corresponds to the factor with the slowest dynamic ( 0 P ) and 2 K corresponds to the fastest dynamic ( 2 P ).
B. Realization of Multi-Scale Control Scheme
Note that, the closed-loop transfer functions for the inner layers are given by:
The augmented overall plant transfer function
For a plant that can be decomposed into a sum of 1 + Q factors such as n P P P P P + + + + = ... ; there are n inner control loops (or sub-controllers) corresponding to the n inner-layer factors. The notations 0 P and n P represent the slowest and the fastest factors, respectively. Furthermore, for a plant with 1 + Q factors, we can further extend the 3-layer block diagram shown in Figure 2 The sub-controllers are consecutively designed starting from the innermost layer n K followed by
. It is often helpful to derive the following vector of transfer functions 1 − ∈ n R + + + + in order to design the sub-controllers: 
Once all the inner layer sub-controllers have been designed, the outermost sub-controller ( 0 K ) can be designed based on the augmented overall plant transfer function:
To design 0 K , it is normally assumed that P P = where P is the nominal model for the plant.
C. Design Procedure
Step 1: Decompose the plant (model) 3 into a sum of factors by using partial fraction expansion as in (2).
Step 2: Design the innermost sub-controller n K based on n n P W = .
Step 3: Derive the transfer functions n G as in (8) Step 4: Design the sub-controller
Repeat Steps 3 and 4 to obtain
Step 6: Once all the inner sub-controllers have been designed, then derive the augmented overall plant transfer function c P as in (10). Finally, use c P to design 0 K .
Remark:
• For the inner sub-controllers, it is often recommended to adopt a very simple controller algorithm (the proportional or P-only controller).
• As for the outermost sub-controller 0 . , it is recommended to adopt a proportional-integral (PI) controller for reason of simple tuning.
• We can also adopt more complex controller algorithms especially for the outermost sub-controller if a desired performance cannot be met using the PI controller, e.g. a proportional-integral-derivative (PID) controller with a lag filter and Linear-Quadratic-Gaussian (LQG) controller.
III. ILLUSTRATIVE EXAMPLES
Example 1
Assume that the system to be controlled is given by the transfer function below: Furthermore, assume that the output disturbance is given by 1 5
Assuming that 0 = a , approximate the time-delay component in (11) using the 1/1 Padé formula (3). The nominal model can be written as follows:
Next, we can decompose (13) into two factors using partial fraction expansion: 
The control scheme employing a PI controller augmented with the Smith predictor (Figure 1) (17) Figure 3 shows the closed-loop responses of the 3 control schemes for the case when the model is exact in response to 1 unit step change in output disturbance. Notice that at the nominal condition, the multi-scale control scheme (MSC-PI/P) and the Smith predictor scheme (PI wt. Smith) exhibit almost the same performance in term of IAE value. Meanwhile, the standard single-loop PID controller shows more sluggish response in term of IAE value (13.7) than the other two control schemes. Figure 4 shows the comparative performances of the 3 control schemes in the presence of modelling error in timedelay (5 units). In this case, the PI with Smith Predictor control scheme is unstable. On the other hand, the MSC-PI/P and PID control schemes remain stable for this modeling error condition. However, the performance of the standard PID control scheme is badly degraded; its IAE increases from 13.7 to 99.9. It is worth highlighting that, the performance of the multi-scale control (MSC) scheme is more robust than that of the standard single-loop PID controller; its IAE only increases by about 1.7 times that at the nominal condition, i.e. it experiences much less performance degradation. Note that, we can calculate the gain margin for the control system using Nyquist plot. For the proposed MSC scheme, the gain margin is calculated based on the overall open-loop transfer function given by The plant P shown in (19)- (21) is as given by (11); P denotes the approximated model as in (13) after time-delay approximation using the 4 th -order Padé formula; * P the plant model as in (11) assuming no time-delay component. The value of time-delay modeling error a in (11) is varied while keeping all controllers fixed. Then, Nyquist plot is analyzed at each value of a for gain margin. Figure 5 displays the plot of gain margins for the 3 control schemes against the error in time-delay (negative sign indicates reduction in the actual time-delay and vice versa). Notice that, the gain margins for the MSC-PI/P and PID schemes increase with the reduction in the actual time-delay, which means that the control schemes will only become unstable when the actual time-delay increases beyond certain values above that of the nominal value. On the contrary, the PI with Smith predictor scheme is stable only within a narrow range of error in timedelay. From Figure 5 , obviously we can notice that the MSC-PI/P is the most robust against the plant/model mismatch in time-delay where the proposed scheme will only become unstable when the increase in the actual time delay exceeds 11 units. Note that, the standard single-loop PID controller can only maintain stability for the increase in the actual time-delay up to 6 units. Note that, the PI with Smith predictor scheme is the least robust against the plant/model mismatch in timedelay.
Overall, based on this example we can draw a conclusion that it is possible to achieve a better closed-loop performance using the proposed multi-scale control scheme than the Smith predictor scheme for time-delay systems. It is worth noting that, for a system with dynamics dominated by long time-delay, the proposed scheme can be more robust against modeling error in time delay than the Smith predictor or the standard single-loop PID controller.
Example 2
Assume the system to be controlled is given by the second order plus time-delay (SOPDT) transfer function as follows: 
Assuming that model error 0 = a , the application of 1/1 Padé formula (3) yields an approximated model: The multi-scale predictors are selected as
The multi-scale control scheme is designed according to the procedure described in Section 2. As for the Smith predictor scheme, a PI controller is designed using (22) Figure 6 displays the closed-loop responses under nominal condition when subject to 1 unit step change in output disturbance. From the values of IAE, we can clearly notice that the proposed multi-scale control scheme (MSC-PI/P) gives the best performance while the standard single-loop PID control scheme yields the worst performance. Figure 7 demonstrates the closed-loop responses in the presence of error in time-delay (actual time-delay is 10 units above its nominal value). The Smith predictor scheme exhibits severe oscillatory response (shows almost unstable performance), while both MSC-PI/P and PID control schemes remain stable. Interestingly, just like in the first example, the performance degradation of the proposed multi-scale control scheme is significantly less than of the traditional single-loop PID control scheme (increase in the IAE of the former is much less than that of the latter). Figure 8 , notice that the MSC-PI/P and standard single-loop PID control schemes exhibit similar robustness against time-delay modeling error (both become unstable when the actual time-delay increases by 19.5 units above the nominal value). Meanwhile, the PI controller with Smith predictor can only tolerate modeling error in time-delay up to about 10 units (only about half of that MSC-PI/P). Therefore, like the first example, we can conclude that the proposed multi-scale control scheme can achieve better performance than the conventional PID and PI with Smith predictor schemes. It is interesting to note that, the proposed multi-scale scheme is able to maintain better performance robustness against plant/model mismatch than the Smith predictor scheme. In this, paper we have presented a general multi-scale control scheme which can be used to improve the control performance of processes with significant time-delays. Numerical studies and analysis have shown that the proposed multi-scale control scheme is superior over the classical Smith predictor in terms of nominal performance and robustness against time-delay modeling error. It is worthwhile to highlight that, the proposed multi-scale control scheme can provide improved performance over the standard single-loop PID control scheme; surprisingly, this can be achieved by the multiscale control scheme with similar or greater robustness against time-delay modeling error than the standard single-loop PID control scheme.
